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I. I n t r o d u c t i o n
Quantum computing can potentially address problems that cannot be solved on classical computers within a reasonable time [1] . Equivalent to the bits in a classical processor, the fun damental units for quantum computation are the quantum bits (qubits) that must be cooled to deep cryogenic temperatures, so as to exhibit quantum behavior. The generic architecture of large-scale quantum computation is shown in Fig. 1 [2] , The actual quantum processor containing the qubits executing the quantum circuits, at the bottom of the stack, is connected to the quantum-to-classical interface consisting of electronic circuits for the generation and read-out of signals to and from the qubits. The remaining upper layers, from the micro architecture up to the algorithm layer, ensure proper algorithm execution by controlling the electronic hardware, similar to a classical computer architecture.
State-of-the-art quantum processors contain less than 100 qubits [3] . However, quantum algorithms for new molecule discovery or gene editing would require thousands or even millions of qubits [4] . At such a large scale, it is inconceivable to have the control electronics at any other place than next to the qubits because of cost, size, and wiring complexity.
The electronic interface implemented by CMOS Integrated Circuits (ICs) has to be designed tailor-made for quantum processors. For scaling up to millions of qubits, it is essential that the control electronics is placed physically close to the quantum processor and operate at cryogenic temperatures not higher than 4K. The power budget of cryogenic electronics is therefore very tightly restricted due to the limited cooling power available in cryogenic refrigerators [5] , [6] . CMOS ICs are the only viable alternative that can satisfy the scalability, integration and cost requirements for implementing the control electronics. Thus, a methodology and related tools for the co design of electronic and quantum systems are of paramount importance [7] , [8] . The focus of our work is to develop a toolset and a flow for the co-design and optimization of the electronic interface consisting of transistor-level CMOS circuits interacting with the physical qubits of the quantum circuits.
A plethora of over 100 simulation tools are available in the public domain, such as quantiki [9] and Qiskit [10] for the upper layers in Fig. 1 , from the quantum algorithm layer to the quantum instruction set architecture layer [11] , and even down to the micro-architecture [2] . A recent publication [12] is the first one to consider the co-simulation of the quantum processor with the "classical control system". The latter is however only represented at the architectural blockdiagram level similar to Simulink [13] . In order to achieve the very restrictive design specification of the electronic interface it is however necessary to co-simulate and co-optimize the transistor-level schematics together with the quantum system.
For the quantum control interface, SPICE circuit simulators, such as Spectre, HSPICE or Eldo, are well-accepted industry standards, and equivalently, for the simulation of quantum sys tems, Hamiltonian solvers, such as QuTiP [14] , are available. However, the actual interface between classical electronics and the quantum processor has mostly remained unexplored and, to the best of the authors' knowledge, no tool is available that supports both the simulation of classical CMOS electronics and quantum systems.
In this paper, a co-design methodology is proposed, along with a toolset called SPINE (SPIN Emulator) for the co simulation of the transistor-level ICs and a quantum processor based on single-electron spin qubits. Using this tool, circuit designs can be optimized for qubit performance requirements and an exhaustive verification of the entire quantum computer can be performed.
The paper is organized as follows: Section II introduces the proposed co-design methodology; Section HI describes the components of the toolset, simulation of a quantum system and the implementation of SPINE; a design example is presented in Section IV; possible future developments and conclusions are presented in Section V.
II. C o -D e s i g n M e t h o d o l o g y
The proposed methodology for the co-design of mixed electronic-quantum systems is summarized in Fig. 2 . SPINE encompasses a Hamiltonian solver and a SPICE simulator; the toolset used for each step of the design process is specified on the right in Fig. 2 . The detailed description of the toolsets is contained in Section HI. The design starts by first selecting a qubit technology, such as spin or superconducting, and a highlevel control architecture. This is followed by obtaining the specifications for the control and readout signals needed from qubit simulations in order to achieve the desired performance of the quantum processor, see Section IV. Based on the signal specifications, trade-offs can be made between qubit performance and that of the control electronics, such as power and area. An initial block-level architecture can now be defined and an error budget for the different circuit blocks can be assigned. For the chosen control architecture and blocks, further co-optimization of the electronics and the qubits can be performed, such as optimizing the number of qubits that can be frequency multiplexed over a single electronic channel. Finally, the transistor-level circuits and the quantum processor can be fully designed and a circuit-level co-simulation of the Fig. 2 . Outline of the proposed classical electronic/quantum system co-design methodology along with the tools used in every step. entire system can be performed for verification of the final design.
I I I . T o o l s e t I m p l e m e n t a t i o n

A. Simulation of Quantum Physics
Before diving into the implementation of SPINE, the simu lation of quantum systems is reviewed. For a single qubit, the quantum state \tp) is described as the linear combination of the states |0) and 11), the quantum-mechanical equivalent of the classical states '0' and '1':
where ao and ai are complex numbers, restricted to |ao|2 + | a i |2 = 1. The quantum state is evolved by multiplication with a unitary matrix U representing the quantum operation:
In case of quantum algorithm simulators, U represents one ideal quantum gate, i.e., a simple operation on the qubit, as required for the execution of the quantum algorithm. To find the link between the desired quantum operation (described by U) and the physical behavior of the actual quantum processor, the evolution of the quantum state is found by solving the Schrodinger equation given a Hamiltonian H describing the physical system:
where h is the reduced Planck's constant. In general, the Hamiltonian is time-dependent and is influenced by the clas sical signals applied to the quantum processor. For instance, for an isolated single-electron spin qubit, under the excitation of a microwave current
where a is a constant coefficient that can be determined experimentally, and c jq is the precession frequency, i.e., the rotation speed, of the electron spin. Finding the exact solution of the Schrodinger equation for an arbitrary current imw(t) is not trivial and numerical simulations are used instead. For every simulation time step, the Hamiltonian parameters are considered to be piecewise constant (Fig. 3) , and a solution to the Schrodinger equation can be found:
where U{U) is the quantum operation for the Hamiltonian H(ti) valid at time step U for a duration dt. For the time step dt, an oversampling of the signal by a factor of 10 has been found to give accurate results for this system. The overall quantum operation is then found by combining the results from all N time steps: o
n = N rapidly grows. Together with the many time steps required for an accurate simulation [see (6) ], this highlights the challenge of accurately simulating quantum physics.
B. Hamiltonian Simulations
The proposed co-design methodology requires quantum simulations at different steps that do not necessarily entail the co-simulation with the electronic circuit. For such simulations, a generic Hamiltonian simulator based on (2), (5) and (6) can be used, which is also integrated with SPINE as described in Section ni-C. In our work Hamiltonian simulations are implemented both in MATLAB and C++. The optimized C++ implementation with and without multi-threading uses the Intel® Math Kernel Library (MKL). The two Hamiltonian simulators were benchmarked on an N-qubit system with singlet states included (N electrons in N quantum dots) with a finite tunnel coupling between each pair of quantum dots. The computation time scales with the size of the Hamiltonian under simulation and increases rapidly with the number of qubits, while at the same time every qubit operation requires thousands of simulation steps. On our workstation, containing an Intel® Core™ i7-4700HQ with 8.0 GB DDR3 RAM, the largest Hamiltonian we were able to simulate was the Hamiltonian of a 7 qubit system. The C++ implementation proved more efficient than MATLAB both in terms of speed, 2-35 times faster depending on the number of qubits, and memory usage, 1 GB vs. 2.5 GB for MATLAB for 7 qubits.
The process fidelity, a measure for how accurate the in tended operation Uideai is performed, can be calculated as:
where n = 2*7 and Q is the number of qubits simulated.
For a physical system, the states |0) and |1) represent energy levels of the system, e.g., in case of a single-electron spin qubit, the energy level of a spin-down electron ( ||) = |1)) or a spin-up electron ( ||) = |0)). More energy levels could be required to describe all physical effects. For instance, the interaction between 2 spin qubits is mediated by a higher energy level, i.e. the singlet state [15] . The quantum state is updated to reflect the extra energy levels:
where IS20 ) and IS'0 2 ) represent the two possible singlet states and £*j the probability amplitudes. In this case, for the quantum algorithm, the basis used in the quantum computation is |00) = |tt), |01) = It!), 110) = lit) , |H ) = III)-Instead of 4-dimensional vectors and matrices, as would be minimally required for 2 qubits, a simulation of the full 6-dimensional quantum state vectors and a 6 x 6 Hamiltonian is required [see (8) ].
Thus, it is clear that to simulate a system with more energy levels, or more qubits, the size of the vectors and matrices C. SPINE SPINE was developed for the co-simulation of electronics and quantum physics to observe the interaction of the two. Electrical SPICE circuit simulators perform a quasi-static time-domain solution providing an excellent fit for the inclu sion of time-discrete Hamiltonian simulation. Using Cadence Virtuoso as a framework, the quantum physical system is included as a module in the electrical simulation; during co simulation SPICE provides the control signals for the quantum system as inputs and retrieves the quantum states as outputs, see Fig. 4 .
The quantum physical module is implemented in Verilog-A and is treated as a special block of the overall electrical system; like every other component of the system it is reevaluated at each time point and its state is recomputed according to (5) and (6) . Different Verilog-A modules are introduced for each type of Hamiltonian as required for a different number of qubits or energy levels. At this time only modules emulating either one single-electron spin qubit (Fig. 4a) or a system of two coupled single-electron spin qubits (Fig. 4b) have been implemented in SPINE, but others can be easily added in the future.
The electrical signals are applied to the input ports of the Verilog-A blocks representing the quantum processor, see Fig.4 ; the RF control signal is applied at s i g n a l , the quantum dots detuning signal is applied at e, tO is connected to the control signal for tunnel coupling, and i n i t is an input signal to reset the operation to the identity matrix. The Verilog-A block s p i n e _ q u b i t l / 2 provides the solution of (a) Fig. 4 . The quantum physical system is included as a verilog-A module in the electrical circuit simulator, (a) Two modules, each emulating one single-electron spin qubit, have been instantiated; the two qubits are uncoupled and cannot be entangled, (b) A system of two coupled single-electron spin qubits. the Schrodinger's equation (Eq. 3) at time resulting in U(t2), Eq. 5, and ultimately calculates the performed operation, Eq. 6. The resulting complex operation U, which can be used to calculate the operation fidelity [ (7)], is available at the output with separated real ( U r e a l o ) and imaginary (U im a g o ) parts with the matrix flattened to an array. In Fig. 4 are also shown the quantum module parameters, which take their values when this block is instantiated during the simulation: Ec is the charging energy of the quantum dot, fO the spin precession frequency,/?? the rotation frequency at a 1-V RFsignal, beta the tunnel coupling at 1 V and alpha the detuning energy at 1 V.
The electrical-quantum system can be simulated very ac curately due to the variable time-step control mechanism of SPICE, which allows it to be set by both the activity in the electrical circuit and the quantum time constants.
IV. SPINE D e s i g n A p p l i c a t i o n s
A. Control Signal Fidelity and Power Minimization
As mentioned before, a major concern in scaling quantum computers is the power consumption required by the control electronics. A reduction of the power consumption can be obtained at the cost of quality of the signal being generated for qubit control, or more errors during qubit read-out. The latter is less desirable as it leads to a considerably more complex error-correcting circuitry leading to increased power. In order to address the quality of controlling waveforms, quantum simulations considering signal non-idealities are required to assess the minimum signal quality that can ensure a tolerable error rate in the quantum processor.
As an example, we consider the control signal required to perform a single-qubit operation for single-electron spin qubits [Hamiltonian in (4)]. A microwave control signal imw(i) as shown in Fig. 5 must be generated, which can display several signal non-idealities (as shown in Table I ) that reduce the qubit operation fidelity. Once the effect of each of these errors on the qubit fidelity is known, a larger error budget can be allocated in the electrical circuit to the characteristics requiring the most power and more stringent constraints can be put on the others, thereby optimizing the total power consumption while ensuring the required overall qubit fidelity. We consider as an example the effect of inaccuracies on the microwave amplitude. First, simulations of the quantum system were performed for control signals with different levels of amplitude errors on an otherwise ideal signal, as shown in Fig. 7 . From this plot, the required signal specifications can be derived when the tolerable qubit admissible error is known. For specific cases, these requirements can also be derived analytically [16] , [17] . As an example, Table I also reports the maximum inaccuracy or amount of noise tolerable for achieving a 99.9 % fidelity on performing a 7r-rotation in 50 ns considering only one of these error sources is present.
Based on the signal specifications found using these initial simulations and a proper budgeting of the various errors, con trol circuits can be designed meeting the desired requirements and can be validated using a co-simulation of the electronics and quantum system.
It can be seen that if a fidelity > 99.9 % is desired, the amplitude should be accurate to within 2 %. A simple driver for applying the RF-signal to the quantum processor, as depicted in Fig.6a , has been designed in a standard CMOS technology targeting this accuracy. From the simulation result in Fig. 6b , it is clear that the gain has the required accuracy at the qubit frequency of 20 GHz. A co-simulation of this driver circuit and the quantum processor with SPINE directly shows that this driver will give the required fidelity of 99.9 % (Fig.  7) .
Additionally, the effect of various non-idealities in the elec trical circuit, such as process variation, mismatch and electrical noise, can be simulated directly with the quantum processor. As an example, multiple transient simulations with different realizations of electrical noise were performed, giving rise to the various circles shown in Fig. 7 . As the noise does not degrade the fidelity significantly, and the circuit has sufficient bandwidth (Fig. 6b) , the bias current in the transistor can be safely reduced to minimize the circuit's power consumption while delivering the required control signal fidelity.
B. System Level Verification
To show the power of the proposed toolset for the veri fication of the quantum computer, a full system containing a controller targeting multiple qubits is simulated. Again, a fidelity of 99.9% is targeted while performing a 7r-rotation in 50 ns (Table I ). Fig. 8 shows the system under consideration, containing a high-level description of the quantum computer's controller, Verilog-A models of the digital-to-analog convert ers (DACs) and an analog mixer circuit at transistor-level integrated together with SPINE. In this design, the mixer is expected to be the main factor limiting the fidelity, and as such will be simulated in great detail using its full analog schematic.
The performance was verified by simulating a small quan tum algorithm executed by the controller and consisting of 4 gates: a tt-rotation around the X-axis in 50 ns followed by three additional 7r/2-rotations in 25 ns around the X-and Yaxis, see Fig. 9 . It can be seen that in response to the controller, the DACs generate the required in-phase and quadrature-phase signals for the mixer, and the analog mixer circuit performs the required upconversion. In response to the generated RF-signal Vout, the qubit performs the expected rotations as evident from the simulated spin-up probability, finally achieving a 99.98% chance of success meeting the required system performance.
V. C o n c l u s i o n
The implementation of a scalable quantum computer with tens to hundreds of thousands of qubits will be achievable only if the control electronics is placed closely to the quantum processors core at cryogenic temperatures. The electronics and its interface for quantum processors need to be designed in conjunction with the physical qubits. Co-design of the classical electronics and the quantum processor is essential to obtain a full system that meets the required performance under practical constraints, such as cost, size, power and reliability.
SPINE, a design tool and methodology have been intro duced in this paper and its usefulness to practical electronics/quantum interface simulation, verification and validation have been exemplified. The integration within the Cadence Virtuoso environment via Verilog-A enables the synchronous simulation of the electronic circuitry with the physical quan tum components. The proposed methodology was applied to the design of cryogenic CMOS ICs constituting the key elements of the control signal generation and receiver chain [18] . The toolset is essential in the current design of a complete set of ICs for the control and readout of spin qubits.
Future developments of SPINE are envisaged to extend to superconducting qubits and simulations of larger sets of qubits, which are very time-consuming, by taking better advantage of parallel architectures and faster algorithms. Fig. 9 . Result of the full system simulation, from top to bottom: the voltage at the output of the DACs, the I-and Q-signals, driving the mixer, along with a description of the quantum gate; the voltage at the output of the mixer, driving the qubit; and finally the qubit spin-up probability assuming the qubit was initialized to spin-up.
